

What is claimed is:

- 1 1. A test method comprising:
 - 2 a) obtaining test measurement values on a device at a plurality of
 - 3 independent variable values;
 - 4 b) calculating the goodness of fit value for a fitted curve between :
 - 5 (1) said test measurement values; and
 - 6 (2) the independent variable values;
 - 7 c) using said goodness of fit value to monitor the processes used to form
 - 8 said device.
- 9 2. The method of claim 1 wherein step (c) further includes using control limits on the
- 10 goodness of fit values.
- 11 3. The method of claim 1 wherein step (c) further includes using control limits on the
- 12 goodness of fit values; said control limits established based on a history of goodness of
- 13 fit values or on device requirements.
- 14 4. The method of claim 1 wherein the goodness of fit is a correlation coefficient or a
- 15 standard error measurement.
- 16 5. The method of claim 1 wherein the fitted curve is a least squares fitted straight line.
- 17 6. The method of claim 1 wherein the test measurement values are resistance or
- 18 capacitance measurements values.
- 19 7. A test method comprising:
 - 20 a) providing a device structure that has at least a first test structure, a
 - 21 second test structure and a third test structure incorporating a resistive
 - 22 portion from which resistance is measured;
- 23 (1) said resistive portion having an effective length (L_x) and
- 24 an effective width (W_x),

25 (2) said first, second and third test structures have resistive
26 portions with different effective widths (W_1 W_2 ,
27 W_i);

28 (3) said resistive portion of said first, second and third type
29 test structures have effective lengths (L1, L2, .. Li);

- b) measuring the resistance (R) of the test structures;
- c) calculating the goodness of fit value for a fitted curve between:
 - (1) said effective length divided by the measured resistance ($L1/R1$, $L2/R2$, .. Li /Ri); and
 - (2) the effective widths ($W1$, $W2$, .. Wi) of the test structures;
- d) using said goodness of fit value to: (1) control the processes used to form the device or (2) screen the devices.

38 8. The method of claim 7 wherein said fitted curve is a fitted straight line fitted using a
39 least squares method.

40 9. The method of claim 7 wherein said test structures are formed in and/or over a wafer.

41 10. The method of claim 7 wherein said test structures are comprised of a doped region in
42 a wafer.

43 11. The method of claim 7 wherein said test structures are comprised of a material that
44 has a measurable resistance.

45 12. The method of claim 7 wherein said test structures are comprised of a conductive
46 material and an interconnect layer in a semiconductor device is comprised of said
47 conductive material.

48 13. The method of claim 7 wherein said test structures are comprised of metal from a
49 metal layer that is used to form metal lines in a semiconductor device.

50 14. The method of claim 7 wherein said test structures are comprised of a material
51 selected from the group consisting of silicon, amorphous silicon, polysilicon, polycide,
52 silicide, metal, copper, aluminum, and alloys and combinations thereof.

53 15. The method of claim 7 wherein said goodness of fit value is a correlation coefficient,
54 coefficient of determination or standard error measurement test.

55 16. The method of claim 7 wherein said resistive portions have said effective length
56 being substantially greater than said effective width and said effective width being
57 selected to be substantially greater than an expected critical dimension loss for said
58 process.

59 17. The method of claim 7 wherein the measuring the resistance (R) of the test structures;
60 comprises measuring the resistance at different temperatures; and
61 further includes : calculating the goodness of fit value for a straight line for the
62 between :
63 (1) the effective length divided by the measured resistance (L1/R1, L2/R2, ..Li /Ri).;
64 the effective length of the test structure are equal (L1 = L2 =.. Li) and
65 (2) the effective widths (W1, W2, ..Wi) of the test structures; and
66 (3) the temperature.

67 18. The method of claim 7 wherein said device structure is a wafer; said wafer has at
68 least three test structures;
69 the goodness of fit measurement is calculated on measurements made
70 on the test sites on said wafer.

71 19. The method of claim 7 wherein said device is a printed circuit board, a ceramic
72 substrate or a chip scale package.

73 20. The method of claim 7 wherein structures are formed adjacent to said resistive
74 portion to measure the effects of micro loading or chemical-mechanical polishing,

75

76 21. A method for estimating defect levels by goodness of fit measurements related to
77 resistance of an interconnect layer in a process for manufacturing an integrated circuit,
78 said method comprising the steps of:

- 79 a) fabricating on a wafer, using said manufacturing process at least a first
80 test structure, a second test structure and a third type test structure
81 incorporating a resistive portion from which a resistance is measured,
82 b) said resistive portion having an effective length and an effective width,
83 said effective length being substantially greater than said effective
84 width and said effective width being selected to be substantially greater
85 than an expected critical dimension loss for said process;
- 86 c) measuring said resistance; and
- 87 d) deriving the sheet resistance from the resistance measurement;
- 88 e) calculating a goodness of fit value between the one divided by the sheet
89 resistance ($1/R_s$) and a second parameter;
- 90 f) using said goodness of fit value to: (1) control the processes used to
91 form the test structures or (2) screen the test structures.

92 22. The method of claim 21 where said second parameter is the effective width of the
93 test structures or the temperature.

94 23. A test method comprising:

- 95 a) providing a device structure that has at least a first test structure, a
96 second test structure and a third test structure from which a test
97 parameter is measured;
- 98 b) measuring the test parameter values on the test structures;
- 99 c) calculating the goodness of fit value for a fitted curve between :
100 (1) the test parameter values and
101 (2) a dimensional measurement of the test structures;

102 d) using said goodness of fit value (of the L/R vs W) to: (1) control the
103 processes used to form the device structures or (2) screen the device
104 structures.

105 24. The method of claim 23 wherein said test parameter is resistance or capacitance.

106 25. A test method comprising:

107 a) providing a device structure that has at least a first test structure, a test
108 measurement can be obtained from said first test structure;

109 b) measuring a first test measurement of the test structures;

110 c) calculating the goodness of fit value for a fitted curve between :
111 (1) a first test measurement performed under a first test condition and
112 (2) a second test measurement performed under a second test condition;

113 d) using said goodness of fit measurement to: (1) control the processes
114 used to form the device or (2) screen the devices.

116 26. The method of claim 25 wherein: said first test condition and said second test
117 condition are different temperatures.

118 27. The method of claim 25 wherein:

119 said first test structure is a resistance test structure that has a effective
120 length (L) and effective Width (W);

121 said first and said second test conditions have different temperatures;
122 said first test measurement is a resistance test measurement;
123 said goodness of fit measurement is for a straight line fitted to (1) the
124 effective length (L) divided by the resistance (R) vs (2) the effective width (W).